

# Recent progress in devices and circuits based on wafer-scale transition metal dichalcogenides

Hongwei TANG<sup>†</sup>, Haima ZHANG<sup>†</sup>, Xinyu CHEN, Yin WANG, Xinzhi ZHANG, Puyang CAI & Wenzhong BAO<sup>\*</sup>

*State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China*

Received 25 July 2019/Accepted 18 September 2019/Published online 12 November 2019

**Abstract** Two-dimensional layered materials (2DLMs) have triggered a broad research thrust over the last decade worldwide. Different from the gapless graphene, transition metal dichalcogenides (TMDs) exhibit versatile bandstructure, with bandgap sizes ranging from semi-metallic to over 2 eV. Therefore, 2D-TMDs can be utilized in various applications from logic to optoelectronic devices. In this review we first introduce the latest developments of the wafer-scale synthesis of continuous TMD films, then we present recent advances in large scale devices and circuits based on TMD films, including logic, memory, optoelectronic and analog devices. We also provide a perspective and a look at the future device applications based on wafer-scale 2D-TMDs.

**Keywords** two-dimensional layered materials, transition metal dichalcogenides, field effect transistors, wafer-scale

**Citation** Tang H W, Zhang H M, Chen X Y, et al. Recent progress in devices and circuits based on wafer-scale transition metal dichalcogenides. *Sci China Inf Sci*, 2019, 62(12): 220401, <https://doi.org/10.1007/s11432-019-2651-x>

## 1 Introduction

Thanks to the research thrust of graphene, a wide variety of two-dimensional layered materials (2DLMs) have also gained much attention during the past few decades [1–4]. As long as the atoms of each layer are combined together by covalent bonds, and van der Waals (vdW) interactions link the layers together, such crystalline materials belong to the huge family of 2DLMs [5–7]. Among various 2DLMs already explored, transition metal dichalcogenides (TMDs) exhibit interesting electronic properties, especially tunable bandstructures which depend on the conditions including material composition, thickness and crystal phases [8–12]. TMDs have a general formula of  $\text{MX}_2$ , where M and X represents a transition metal (e.g., Mo, W, Pt) and chalcogen (e.g., S, Se, Te), respectively, indicating versatile electronic properties by the combination of various elements (more than 30 TMDs) [13–16]. Moreover, the 2D nature of TMDs allows thickness controlled quantum confinement and vdWs stacking without lattice mismatch, which gives additional degree of freedoms on material engineering for electronic application [1, 17, 18].

Mechanical exfoliation is widely used to prepare high quality mono- or multi-layer TMD sheets in micrometer scale [19–22]. This technique is ideal for fundamental research, including condensed matter physics and nano-chemistry. Most of early prototype devices were fabricated based on this simple and low-cost method [11, 23, 24]. However, low yield and poor reproducibility limit its practical application.

\* Corresponding author (email: baowz@fudan.edu.cn)

† Tang H W and Zhang H M have the same contribution to this work.

In order to move TMD based devices from laboratory studies to industrial circuit-level applications, it is more imperative to develop a scalable synthesis method to achieve high-quality, wafer-scale and continuous film. Thus it is essential to develop reliable and controllable synthetic strategy such as chemical vapor deposition (CVD) [25–28], molecular beam epitaxy (MBE) [29–31], metal-organic CVD (MOCVD) [32,33], and atomic layer deposition (ALD) [34,35]. During the past decade, researchers have made great achievements in the preparation of large-scale and high-quality 2D-TMDs samples via the CVD method, which greatly accelerate their practical application. Compared with conventional CVD synthesis methods that use copper film as starting substrate, 2D-TMDs can be directly grown on insulating substrates to avoid the transfer process, which is also an important factor that attracts more research interests [36].

In the past decade, 2D-TMDs drives tremendous research efforts into the field of 2DLM based electronics and optoelectronics. Semiconductive TMD, such as  $\text{MoS}_2$ , has been widely investigated for demonstration of various devices, especially field-effect transistors (FETs) which is relatively simple to fabricate. Phototransistors have also been intensively investigated due to rich band structures of TMDs [37–40]. Moreover, various TMD based memory devices are demonstrated, including optoelectronic memory [41], dynamic memory cells [42], charge-trapping memory [43], nonvolatile ferroelectric memory [44], static random access memory [45], and semifloating-gate memory [10].


However, most of these devices are based on mechanical exfoliation methods, which prevent them from practical applications. On the other hand, CVD synthesized films exhibit distinctive characteristics from those of exfoliated films, including the existence of more impurities and defects [46,47], crystalline orientations [48,49], complex grain boundaries [47,50,51], and multilayer islands on the continuous film [27,52]. Therefore, the electrical transport properties in CVD-synthesized TMD devices usually suffer more charge scatterings, which becomes a major hurdle for achieving high-performance devices. Investigation of wafer-scale homogeneity is also critical for large-scale fabrication of integrated circuits (IC) but only a few related results were reported [48,53].

Although the exploration of wafer-scale TMD devices is still in its infancy, their fabrication process is more compatible with the traditional CMOS fabrication process, and there is huge room for the improvement of the material quality to significantly promote their future device applications. In this review paper, we focus on the wafer-scale synthesis of continuous TMD films, then present recent advances in electronic and optoelectronic devices based on wafer-scale TMDs, including logic, memory, analog, radio-frequency (RF) and optoelectronic devices. We also provide a perspective and a look at the future development based on wafer-scale 2D-TMDs.

## 2 Wafer-scale growth of TMDs

In general, 2D-TMDs can be synthesized by two primary strategies: (1) the top-down strategy, where the bulk crystal are physically peeled into mono- or multi-layer sheets by mechanical or liquid phase exfoliation methods; (2) the bottom-up strategy, which is based on chemical reaction to form 2D-TMDs using CVD, ALD, and MBE. Most top-down methods exhibit poor control in terms of thickness, lateral size, and cleanness of the obtained 2D-TMD sheets. To realize practical application, more research efforts have been devoted to the bottom-up synthetic approaches. Among different bottom-up synthetic methods, the CVD method provides a scalable and controllable route for the growth of high quality and wafer-scale TMDs films in a cost-effective manner.

Most CVD growth of TMDs can be categorized into one-step direct deposition and two-step vapor chalcogenization of metal films. For the one-step direct CVD deposition, transition metal-based precursors are evaporated to react with chalcogenide enriched gases to form TMD crystals on arbitrary substrates. Such method can produce high-quality continuous 2D-TMDs in a controllable manner, by playing with various parameters such as growth temperature, furnace pressure, carrier gas flow rate, relative amounts of source precursors, and source-substrate distance. Typical experimental setup of this approach includes a quartz tube containing multiple types of precursors placed in different temperature zones and a substrate mounted in a certain position. Carrier gas like argon or nitrogen is used to deliver the precursors to the



**Figure 1** (Color online) (a) Schematic illustration of an experimental setup and photos of 2-inch MoS<sub>2</sub>/sapphire and bare sapphire substrate [48] ©Copyright 2017 American Chemical Society. (b) The optical image of grown MoS<sub>2</sub> film with PTAS seeding promoter and without seeding promoter. Insets from left to right: optical image of film with PTAS, atomic force microscope (AFM) image of film with PTAS, AFM image of film without PTAS, corresponding height cross-section analysis [54] ©Copyright 2014 American Chemical Society. (c) Substrate with not fully covered triangular MoS<sub>2</sub> film, substrate with continuous monolayer MoS<sub>2</sub>, continuous MoS<sub>2</sub> film with multilayer starting to grow and continuous MoS<sub>2</sub> film with high-density multilayer islands [55] ©Copyright 2016 John Wiley and Sons. (d) Optical image, structure model, AFM image of monolayer WS<sub>2</sub> grown on graphite and height profile along the black line in AFM image [58] ©Copyright 2015 American Chemical Society. (e) Schematic diagram of a face-to-face metal-precursor supply route towards synthesizing MoS<sub>2</sub> on glass [36] ©Copyright 2018 Springer Nature.

reaction zone. Figure 1(a) depicts an improved CVD system to grow orientated and continuous MoS<sub>2</sub> films [48]. Such system employs independent carrier gas channels for S and MoO<sub>3</sub> precursors for better synthesis control. The epitaxial growth of MoS<sub>2</sub> is highly orientated in wafer-scale with mobility as high as 40 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>.

The formation of wafer-scale TMD films experiences a series of growth steps, including domain nucleation, domain growth, and domain-domain stitching. To facilitate the nucleation of TMDs, perylene-3,4,9,11-tetracarboxylic tetrapotassium salt (PTAS), 3,4,9,10-perylene tetracarboxylic acid dianhydride (PTCDA), or reduced graphene oxide (r-GO) is pre-coated on the SiO<sub>2</sub>/Si substrate [54]. Various other aromatic molecules are also found to be effective as seeding promoters. A large-area, continuous, and high-quality MoS<sub>2</sub> monolayer with domain size around 50 μm is obtained using the PTAS seeding layer. Under the same growth condition without seeding layer, only MoS<sub>2</sub> particles can be produced as shown in Figure 1(b). After the formation of nucleation sites, crystal domains start to grow and coalesce as sulfurization reaction proceeds. The full coverage of the film on substrate is realized by prolonging the growth time as shown in Figure 1(c) [55]. A large fraction of multilayer islands on continuous monolayer is also introduced by pumping the furnace tube to a low pressure. This CVD synthesis strategy realizes the fully continuous MoS<sub>2</sub> film, as well as improving the metal-semiconductor contact during the growth process [27]. The effective mobility of fabricated transistor reaches as high as 70 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>. For the sulfurization of MoO<sub>3</sub>, the reaction typically proceeds in an argon or nitrogen environment. But to realize selenization to obtain MoSe<sub>2</sub>, it requires stronger reducer such as hydrogen gas, due to the relatively low chemical reactivity of Se [56]. By introducing hydrogen in the reaction environment, highly crystalline WSe<sub>2</sub> monolayer using WO<sub>3</sub> and Se is successfully grown. The hole mobility of as-grown WS<sub>2</sub> is up to 90 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>, which may shed light on its potential applications.


The choice of growth substrates is also one essential factor that affects the quality of TMDs films [57]. SiO<sub>2</sub>/Si and sapphire are some commonly used, some groups have applied graphite [58] and hexagonal boron nitride [29] as the growth substrates for their atomically flat surfaces and thermal stability. Mono-

layer WS<sub>2</sub> film with reduced charged impurities and structural defects is also grown on a cleaved graphite surface as shown in Figure 1(d) [58]. Previous point-to-face metal-source supply method remains difficult for the growth of large-area continuous TMDs films because of the unstable release rates of the metal precursors. To achieve large-scale continuous monolayer TMDs, a novel approach with face-to-face metal source supply has been carried out as shown in Figure 1(e) [36]. A Mo foil is placed above the soda-lime glass at a parallel direction with a gap. The obtained MoS<sub>2</sub> monolayer exhibits an average 200 μm domain size in a continuous form. The achieved mobility of devices fabricated falls in the range of 6.3 to 11.4 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>, demonstrating the high-quality and uniformity.

For the two-step vapor chalcogenization method, precursors containing transition metal like Mo [59], MoO<sub>3</sub> [60, 61], or (NH<sub>4</sub>)<sub>2</sub>MoS<sub>4</sub> [55] are initially deposited as thin films on the substrate, followed by a chemical reaction in chalcogenide (S, Se or Te) enriched environment at high temperature. This method can produce large-area film with excellent uniformity, mainly because the thin film deposition can be carried out in a controllable manner, by various deposition techniques, including thermal evaporation, E-beam evaporation, ALD, magnetron sputtering, as well as the convenient spin-coating method. The size and number of layers depend on the pre-deposited transition metal based thin films, while the crystalline quality, domain size and defect level depend on the chalcogenization condition. Figure 2(a) [59] depicts the direct sulfurization of Mo metal method. It begins with deposition of Mo thin films with different thickness by E-beam evaporation, and then the Mo film was sulfurized in a furnace in Ar/S atmosphere under a high temperature. This method can reliably produce uniform thin MoS<sub>2</sub> layers with mean mobility 6.5 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>. An improved electrical contact in which Au contact electrodes is deposited on Mo prior to the sulfurization has been put forward based on this synthetic strategy [62]. Zhang et al. [61] demonstrated tellurization of MoO<sub>2.0–2.5</sub> and MoO<sub>3</sub> thin films to produce 2H and 1T' MoTe<sub>2</sub> according to the phase evolution, and integrated them into functional devices. When it comes to several atomic layers, compared with the physical vapor deposition of Mo or MoO<sub>3</sub>, ALD is a more precise film growth technique with atomic resolution. Thus ALD is also utilized for the deposition of the transition metal precursors, as shown in Figure 2(b) [34]. The obtained WS<sub>2</sub> film retains the intrinsic benefits of the ALD process, including controllability of wafer-scale thickness and homogeneity. And the performance of fabricated devices is comparable to that of exfoliated device. The CVD synthesis methods described above require high temperature to realize the chalcogenization step, which is not suitable for plastic substrate. A low temperature compatible method based on solution-processed (NH<sub>4</sub>)<sub>2</sub>MoS<sub>4</sub> is also applied for synthesizing wafer-scale, homogenous MoS<sub>2</sub> thin films. Its two-step decomposition process is put forward as shown in Figure 2(c) [55]. In step 1, (NH<sub>4</sub>)<sub>2</sub>MoS<sub>4</sub> is annealed at 280°C in N<sub>2</sub> atmosphere to decompose into MoS<sub>2</sub>. In step 2, MoS<sub>3</sub> is decomposed to form MoS<sub>2</sub> at 450°C under the H<sub>2</sub>/N<sub>2</sub> atmosphere. The photo detectors made from as-grown film show a homogeneous photocurrent and good robustness.

At current stage, CVD growth is still limited in research laboratories due to its weak system robustness. To precisely control the growth temperature and the concentration of each reactant, MOCVD technique using gaseous precursors of W(CO)<sub>6</sub>, (C<sub>2</sub>H<sub>5</sub>)<sub>2</sub>S and H<sub>2</sub> has been reported in 2015 [32], as shown in Figure 2(d) [32]. Such setup shows significant improvement in the controlling of nucleation density and inter-grain stitching, thus producing mobility as high as 30 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>. TMD films with wafer-scale conformity. FET arrays with a 99% yield and fabrication of vertically stacked multi-level structure are also accomplished, showing great potential of MOCVD technique in the realization of 2D circuits. Other than MOCVD, MBE also shows advantages in controlling and modulating the source supply during the film growth. Scalable monolayer MoTe<sub>2</sub> with 100% coverage has been grown on inert SiO<sub>2</sub> substrate. The dynamic-controlled growth can also be extended to synthesizing film on sapphire substrate [61]. Layer-by-layer epitaxial growth of WSe<sub>2</sub> thin film on Al<sub>2</sub>O<sub>3</sub> substrates and its ambipolar electronic characteristic has been reported by Nakano et al. [31] Similar epitaxial growth recipe is also applicable for other TMD films as well.

The recent large-scale continuous TMDs synthetic methods are summarized in Table 1. So far, the main challenge to grow high quality continuous 2D-TMD films is the control of grain size. Small grain size is usually correlated with a high density of grain boundaries, which enhance the charge scattering rate and consequently degrade the electrical transport in 2D-TMDs. Moreover, the uniformity of as-



**Figure 2** (Color online) (a) A typical setup of wafer-scale MoS<sub>2</sub> growth by sulfurizing of a pre-deposited Mo metal thin film [59] ©Copyright 2014 John Wiley and Sons. (b) Schematic illustration of the synthetic procedure for the ALD-based WS<sub>2</sub> film [34] ©Copyright 2013 American Chemical Society. (c) Temperature profile of thermal decomposition process for the synthesis of MoS<sub>2</sub> layers and AFM image of the as-grown MoS<sub>2</sub> on SiO<sub>2</sub>/Si substrate [55] ©Copyright 2016 John Wiley and Sons. (d) Diagram of MOCVD growth setup, precursors were introduced to the growth setup with individual mass flow controllers [32] ©Copyright 2015 Springer Nature.

grown films requires further improvement, as it is directly correlated with the device performance and homogeneity. Also, a suitable large-scale transfer method of 2D-TMDs from growth substrates to target ones is also highly desired.

### 3 Logic devices based on wafer-scale TMDs

#### 3.1 Basic field effect transistors

The downscaling trend of CMOS devices is based on the continuing demand for low power and high performance, but such size scaling is approaching the physical limits for the conventional silicon [63]. A normally considered strategy is to suppress short-channel effect by minimizing the channel thickness to improve the electrostatic control over the channel region. The thickness reduction can be either in vertical or horizontal directions, which correspond to FinFET and ultra-thin silicon-on-insulator (UTSOI) technologies. However, the mobility suffers a severe degradation as the channel thickness scales down due to surface roughness [64–66]. The atomically thin nature of the 2D-TMDs, as well as the preservation of the physical properties under a short-channel condition, can address these challenges [67–69]. Therefore, intensive research efforts have been made to build FET based on TMDs [6, 37, 70–75]. Desai et al. [76] demonstrated a MoS<sub>2</sub> FET with a 1-nm wide gate electrode which is made of a single-walled carbon nanotube (SWCNT), and the device shows a nearly ideal subthreshold swing (SS) of ~65 mV/decade and large current ON/OFF ratio of ~10<sup>6</sup>.

However, owing to large Schottky barrier and Fermi-pinning effect, electrical contact remains one of the major challenges that limits the performance of TMD-based devices [77]. The contact resistance of a typical TMD FET nearly equals the channel resistance and is generally one order of magnitude higher than that of silicon-based MOSFET. For CVD-grown TMD films such problem is even more severe because of more defects and the existence of grain boundaries. Several research efforts have been demonstrated to reduce the contact resistance, including improvement of metal-TMD contact [78], graphene-TMD contact [79], phase-transition method [80], and adding an extra tunneling layer [81]. Yu et al. [79] first demonstrated a wafer-scale graphene-MoS<sub>2</sub> hybrid structure where graphene serves as interconnect material between MoS<sub>2</sub> and metal electrodes. Kappera et al. [80] presented an intercalation electrochemical method to metallize the contact region for reducing the contact resistance. The butyl lithium is used to functionalize the MoS<sub>2</sub> in the contact region from 2H phase to metallic 1T' phase, and an ultra-low contact resistance of 200 Ω/μm, a high mobility of 56 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> can be achieved. Lee

**Table 1** Summary of recent large-scale continuous TMDs synthetic methods

Synthetic methods	Materials	Key preparation conditions	Doping type & mobility ( $\text{cm}^2/\text{Vs}$ ) & ON/OFF ratio	Domain size ( $\mu\text{m}$ ) & coverage	Ref.
One-step direct deposition	MoS <sub>2</sub>	Independent carrier gas channels	n-type 40 $\sim 10^6$	$\sim 2$ 100%	[48]
	MoS <sub>2</sub>	Aromatic molecules as seeding promotes	n-type – –	$\sim 60$ 60%	[54]
	MoS <sub>2</sub>	Low pressure to introduce multilayer dots	n-type 70 $10^8$	10–20 100%	[55]
	WSe <sub>2</sub>	Introduction of H <sub>2</sub> in reaction furnace	p-type 90 $10^5$	10–50 –	[58]
	WS <sub>2</sub>	Substrate: cleaved graphite surface exceptionally high-temperature at 1100°C	Non-doped – –	15 –	[36]
	MoS <sub>2</sub>	Face-to-face metal source supply substrate: soda-lime glass	n-type 6.3–11.4 $10^5$ – $10^6$	200 43%–100%	[59]
Two-step vapor chalcogenization	MoS <sub>2</sub>	Mo metal evaporated by E-beam	n-type 4.1–8.7 –	– 100%	
	WS <sub>2</sub>	WO <sub>3</sub> deposited by ALD	p-type 3.9 –	0.01–0.02 100%	
	MoS <sub>2</sub>	(NH <sub>4</sub> ) <sub>2</sub> MoS <sub>4</sub> decomposed into MoS <sub>2</sub> at 450°C	n-type 14 $5 \times 10^2$	– –	[34]
MOCVD	MoS <sub>2</sub>	MOCVD precisely control the concentration of precursors	n-type 30 $10^6$	1 100%	[55]
MBE	MoTe <sub>2</sub>	Modulating the source supply with mass flow	p-type 32 $10^7$	– 100%	[32]

et al. [81] improved the electrical contact by depositing a thin T<sub>2</sub>O<sub>5</sub> layer between metal contact and MoS<sub>2</sub>. The insertion of a 1.5-nm-thick T<sub>2</sub>O<sub>5</sub> layer acts as a tunneling layer, which dramatically reduces the Schottky barrier from 96 meV to 29 meV.

Another key issue is the deposition of high quality gate dielectric on the surface of TMD films that provide no dangling bonds [82–84]. The electrical transport in TMD based FETs are significantly influenced by scattering sources including charge impurities, interfacial traps, and defects generated during the ALD process, leading to the degradation of electrical performance. Various technical efforts have been demonstrated to deposit homogeneous high-*k* dielectrics, such as the insertion of a seeding layer [85], remote plasma treatment [86], and ultraviolet-ozone exposure [87]. Liao et al. [85] reported the deposition of Y<sub>2</sub>O<sub>3</sub> on MoS<sub>2</sub> as a buffer layer before the growth of HfO<sub>2</sub> dielectric. A low interface defect density down to  $(2.3 \pm 0.8) \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  is achieved and MoS<sub>2</sub> FETs exhibit a large on-state current (526  $\mu\text{A}/\mu\text{m}$ ) which is comparable to that of silicon MOSFET. Azcatl et al. [87] utilized ultraviolet-ozone exposure to form O-S bonds on the top surface of MoS<sub>2</sub> without breaking S-Mo bonds. The O-S bonds act as a nucleation layer to allow further uniform depositing of Al<sub>2</sub>O<sub>3</sub> dielectric. Other than conventional HfO<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub> high-*k* dielectrics, electrolytes such as ionic liquid [88], ion gel [89,90] or polymer electrolyte [91], are emerging as alternative dielectrics for gating TMD FETs. The electrolyte gating enables efficient

Fermi-level manipulation by taking advantage of the electric double layer (EDL) effect and the ultrathin nature of TMDs.

Most of the above described methods have only been demonstrated on mechanically exfoliated TMD sheets, and more importantly, these methods either require complicated fabrication procedures or show poor repeatability, which prevent them from practical applications. For CVD-grown large-area TMD films, suitable electrical contact deposition and dielectric layer formation remain unsolved and pivotal challenges, due to the material issues described above [77, 83, 84, 92–95]. Therefore, apart from conventional microelectronic techniques that have been applied to the fabrication of TMD based FETs, it is highly desired to develop compatible device fabrication process aiming for wafer-scale TMD films [69, 70].


### 3.2 Logic inverter

To advance one step further from a single FET to a logical circuit, inverter is a fundamental building block for the realization of complex digital circuits. The zero bandgap of graphene, which is the pioneering material of 2DLMs, prevents the depletion of charge carriers and limits its applications in digital logic gates [96]. The inability to completely turn off the current through a graphene FET will increase static power dissipation comparing with traditional silicon-based CMOS devices. However, 2D-TMDs shed the light for future application in logic electronics, based on their appropriate bandgap size. In order to build a working logic inverter, the performance of individual TMD-FETs should satisfy basic requirements. For example, current ON/OFF ratio more than 1000 is necessary for the voltage switching, and a moderate mobility is required for high frequency operation. Also, it is necessary to design pull-up and pull-down FETs with matching width to length ratio to obtain suitable switching threshold voltage as well as noise margin for the inverter. So far, because most 2D-TMDs show unipolar behavior, and doping approaches are still immature for wafer-scale TMDs, only n- or p-type FETs can be used for realizing inverter and other logic gates based on one TMD material, other than the complementary MOS technology for conventional silicon transistor.

Amani et al. [97] fabricated an inverter with large-area CVD-grown MoS<sub>2</sub> on flexible polyimide (PI) substrates. Owing to the high n-type doping of the MoS<sub>2</sub>, the inverter is integrated in a depletion loaded circuit with a signal gain above 16 at a negative input voltage of  $-15$  V. Xu et al. [27] demonstrated high performance wafer-scale MoS<sub>2</sub> transistors by introducing multilayer MoS<sub>2</sub> islands on the film during CVD synthesis. As shown in Figure 3(a), a pseudo logic inverter is realized using ML-MoS<sub>2</sub> FETs as pull-up and pull-down FETs. The electrical result displays an excellent logic-level conservation and peak voltage gain over 23 at input voltage of  $-1.1$  V. Based on a wafer-scale and high-quality MoS<sub>2</sub> film grown by ALD, Zhang et al. [98] reported the n-type inverter circuits, exhibiting excellent level flip characteristics including switch frequency up to 50 Hz. These studies point out a technical route for potential applications of MoS<sub>2</sub> films in integrated circuit systems.

In addition to MoS<sub>2</sub> based inverter, integrated circuits based on the various 2DLMs or combining 2DLMs with other materials have also been demonstrated. Figure 3(b) shows an optical image of ReS<sub>2</sub> logic gates array (NOT, NAND, and NOR gates). Dathbun et al. [90] demonstrated the realization of NMOS logic devices based on a CVD-grown ReS<sub>2</sub> film with graphene as electrodes. Using the ReS<sub>2</sub> transistors, NMOS inverter is assembled in depletion mode (D-mode) transistor configuration. The inverter operates under a supply voltage of 1 V with a voltage gain over 3.5. Yu et al. [79] demonstrated high performance devices and circuits based on wafer-scale MoS<sub>2</sub>-graphene hetero-structure. The integrated inverter is fabricated using two MoS<sub>2</sub>-graphene FETs, where MoS<sub>2</sub> and graphene are served as the transistor channel and contact electrode, respectively. The signal inverter gain is close to 12 within an operating voltage of 3 V. Zhang et al. [61] demonstrated the one-step synthesis of logic gate through the phase-patterned growth of ultrathin MoTe<sub>2</sub>. After the synthesis process, a PMOS inverter is obtained using two MoTe<sub>2</sub> FETs (Figure 3(c)). The inverter is composed of 2H MoTe<sub>2</sub> as channels and 1T' MoTe<sub>2</sub> as contacts and interconnects. The inverter has a complete rail-to-rail signal inversion and a voltage gain exceeding 35 under an operation voltage of  $-6$  V.

The CMOS inverter, consisting of both NMOS and PMOS, is widely used because it has the advantages



**Figure 3** (Color online) (a) Left: the fabricated ML-MoS<sub>2</sub> FET and logic gate array on the wafer. Right: voltage transfer curve and gain of the inverter [27] ©Copyright 2018 John Wiley and Sons. (b) Left: optical image of the ReS<sub>2</sub> transistors and logic gates, such as NOR, NAND, and NOT gates. Right: voltage transfer characteristics and signal gain of the NOT gate at  $V_{DD} = 1$  V [90] ©Copyright 2017 American Chemical Society. (c) Schematic depiction of a chemically synthesized MoTe<sub>2</sub> inverter. The left inset is the circuit diagram for the inverter [61] ©Copyright 2019 Springer Nature. (d) Left: schematic illustration of a complementary inverter based on Si nanomembrane (NM) and MoS<sub>2</sub> FETs. Right: voltage transfer curves of the inverter at different  $V_{DD}$  [100] ©Copyright 2016 John Wiley and Sons. (e) Left: illustration of the monolayer MoS<sub>2</sub> and WSe<sub>2</sub> FET built on the sapphire substrate. Right: the voltage gain plotted of input voltage. The maximum gain exceeds 110 with a low input voltage [89] ©Copyright 2016 American Chemical Society. (f) Left: schematic illustration along with corresponding optical microscopy image of the CMOS inverter built up on WSe<sub>2</sub> and MoSe<sub>2</sub> grown by MSGS. Right: output voltage and gain of the integrated inverter as a function of the input voltage [101] ©Copyright 2019 John Wiley and Sons.

of large noise margin and small static power consumption. To form a CMOS inverter based on 2DLMs FETs, transfer method is used to integrate p-type material and n-type channel to make up on the same substrate [99]. As shown in Figure 3(d), Das et al. [100] demonstrated the design and fabrication of CMOS inverters, combining a CVD-grown MoS<sub>2</sub> n-type FET and a Si-NM p-type FET together. The logic inverters, with a maximum DC voltage gain of 16, have been integrated on a plastic substrate to display flexible electrical properties. Pu et al. [89] reported the fabrication of a complementary inverter by transferring p-type WSe<sub>2</sub> and n-type MoS<sub>2</sub> FETs on the sapphire substrate (Figure 3(e)). Such inverter gated by ion gel exhibits the highest voltage gain of 110 so far among other reported 2D materials. Chiu et al. [101] proposed a different method to enable the concurrent growth of two different materials on the same wafer, as displayed in Figure 3(f). Owing to the merits of metal guided selective growth (MGSG) method, it allows the successful synthesis of high quality p- and n-type TMDs for circuit applications. They also demonstrated a bottom-up CMOS inverter composed of p-type WSe<sub>2</sub> and n-type MoSe<sub>2</sub> FETs, which exhibited a high voltage gain of 23 independent on the substrate position.

Compared with the strategy of combining two different TMDs together, it's more promising for practical application to obtain n- and p-type channels on the same TMD film, similar to that of conventional CMOS technology. For TMDs with a small band gap that exhibit ambipolar behavior, realization of both n- and p-type FETs has been demonstrated through chemical doping on channel region [28] or choosing different contact metals [12, 102, 103].



**Table 2** Summary of TMDs-based inverters

Channel material	Mobility (cm <sup>2</sup> /Vs)	Gate dielectric	Substrate	Inverter type	V <sub>DD</sub> (V)	Inverter gain	Ref.
MoS <sub>2</sub>	4.3	35 nm Al <sub>2</sub> O <sub>3</sub>	Polyimide	NMOS	15	16	[97]
MoS <sub>2</sub>	33.73	30 nm HfO <sub>2</sub>	Sapphire	NMOS	3	23	[27]
ReS <sub>2</sub>	0.9	Ion gel	SiO <sub>2</sub> /Si	NMOS	1	3.5	[90]
Graphene & MoS <sub>2</sub>	17	20 nm Al <sub>2</sub> O <sub>3</sub>	SiO <sub>2</sub> /Si	NMOS	3	12	[79]
MoTe <sub>2</sub>	130	12 nm HfO <sub>2</sub>	SiO <sub>2</sub> /Si	PMOS	-6	35	[61]
MoS <sub>2</sub>	3	22 nm Al <sub>2</sub> O <sub>3</sub>	SiO <sub>2</sub> /Si	NMOS	5	50	[9]
MoS <sub>2</sub>	7-11	30 nm Al <sub>2</sub> O <sub>3</sub>	SiO <sub>2</sub> /Si	NMOS	5	20	[104]
n-MoS <sub>2</sub> & p-Si-NW	1.3 & 14	50 nm Al <sub>2</sub> O <sub>3</sub>	SiO <sub>2</sub> /Si	CMOS	5	16	[100]
n-MoS <sub>2</sub> & p-WSe <sub>2</sub>	30 & 55	Ion gel	Sapphire	CMOS	2	110	[89]
n-WSe <sub>2</sub> & p-MoSe <sub>2</sub>	11.49 & 10.68	Ionic liquid	Sapphire	CMOS	3	23	[101]
n-MoS <sub>2</sub> & p-MoS <sub>2</sub>	10	HfO <sub>2</sub>	SiO <sub>2</sub> /Si	CMOS	3	22	[12]
n-PtSe <sub>2</sub> & p-PtSe <sub>2</sub>	14 & 15	30 nm HfO <sub>2</sub>	Sapphire	CMOS	3	1	[28]


Lan et al. [12] demonstrated both n- and p-type MoS<sub>2</sub> FETs by directly growing MoS<sub>2</sub> film on different types of source/drain silicon electrodes in an identical chip. The p- and n-type MoS<sub>2</sub> FETs are connected as pull-up and pull-down transistors. The obtained CMOS inverter has a high voltage gain over 20. Xu et al. [28] demonstrated a complementary logic inverter based on p- and n-doping PtSe<sub>2</sub> film, which was based on the synthesis of wafer-scale continuous few-layer PtSe<sub>2</sub> films with controllable p- or n-doping. Using p- and n-type PtSe<sub>2</sub> FETs, the complementary inverter is assembled with a voltage gain about 1 under the supply voltage of 3 V. This work opens up a suite of the facile realization of large-scale electronics based on atomic thick PtSe<sub>2</sub> film. Recent reports of logic inverter based on TMDs are summarized in Table 2 including voltage gain and the supply voltage.

### 3.3 Large scale circuits

Besides the continuing improvement of TMD material growth and device processing techniques, another critical challenge is the realization of enhancement-mode (E-mode) FET, which is essential for the realization of multistage cascaded circuits. In previous reports of TMD-based FETs, a significant n-doping effect can be observed and it is usually accompanied with a large negative threshold voltage ( $V_T$ ) shift in the transfer characteristics. Such effect is mainly due to the interfacial traps, dipoles and charge impurities introduced during the top dielectric ALD growth process [85]. This results in the lack of enhancement-mode TMD transistors with a positive  $V_T$  for realization of multistage cascaded logic stages.

To solve this problem, Wang et al. [45] deposited gate metals with different work functions to realize E- and D-mode transistors based on exfoliated MoS<sub>2</sub> flakes. Meanwhile, for large-area CVD-grown TMD films, the gate first technique is adopted [9, 104, 105], in which gate electrodes and dielectric layer are beneath the semiconductor layer as illustrated in Figure 4(a). Compared with conventional gate last technology, gate-first technique obviously improves the performance of MoS<sub>2</sub> FET by minimizing the fixed charges in the gate dielectric. Yu et al. [105] also utilized the gate first technique for the fabrication of highly uniform E-mode MoS<sub>2</sub> FETs and logic circuits. The high-performance E-mode MoS<sub>2</sub> FETs are then used to fabricate combinational logic gates and sequential circuits (AND, OR, NAND, NOR, XNOR, latch and edge-trigger register). The layout and optical photograph of the test chip are shown in Figure 4(b). Owing to the applied gate-first technique, the positive and narrow distribution of  $V_T$  is obtained (Figure 4(c)), which is crucial for signal propagation and logic operation in digital circuit. The measurement results of the test chip (Figure 4(d)) show expected logic function of an XNOR gate as well as a latch circuit. This work demonstrated logic gates required in a standard cell library for future synthesis of complex integrated circuits using hardware description languages.

Once the material growth and basic device processing become mature, more research efforts would focus on integrating basic TMD logic gates into functional complicated circuits. As a further step toward the integration of MoS<sub>2</sub> FETs, Wachter et al. [9] presented a 1-bit implementation of a microprocessor,



**Figure 4** (Color online) (a) Illustration diagram of the MoS<sub>2</sub> FET fabricated by gate-first process. (b) Layout (left) and the optical photograph (right) of fabricated test chip using the design flow. (c) Statistics of  $V_T$  of MoS<sub>2</sub> FETs from gate-last and gate-first fabrication technologies. (d) Schematic, micrograph, and waveform results of the fabricated representative XNOR gate (left) and latch circuit (right) [8] ©Copyright 2016 American Chemical Society.


which was the most complex circuitry so far made from 2DLM FETs. The circuit is made of NMOS inverters (schematic illustration in Figure 5(a)), where both pull-up and pull-down networks are built by n-type E-mode FETs. The voltage transfer characteristic of the inverter (Figure 5(b)) exhibits excellent performance with a rail-to-rail logic signal conversion. Figure 5(c) displays an optical top-view image of the microprocessor composed of 115 MoS<sub>2</sub> transistors totally. The circuit can load user-defined programs stored in an external memory, to perform simple logical operations and communicate with its periphery (Figure 5(d)). Furthermore, the 1-bit microprocessor is readily scalable to multiple bits operation.

Duan et al. [104] demonstrated high performance electronics on highly uniform solution-processable 2D-TMD nanosheets. The large-area arrays of locally back gated MoS<sub>2</sub> transistors are prepared, which enable the construction of functional logic gates and computational circuits, including an inverter, NAND, NOR, AND and XOR gates, and a logic half-adder (Figure 5(e)). The fabricated logic inverter demonstrates a substantial voltage gain of about 20 (Figure 5(f)). As displayed in Figure 5(g)–(i), logic NAND, NOR, and XOR gates all work at correct functionality. Based on XOR and AND gate, the logic half-adder is designed and fabricated. The data summarized in the measured truth table (Figure 5(j)), show successful operation of a logic half-adder. All these results showing silicon-like performance represent an important step toward future 2D-TMD large-scale electronics.

## 4 Memory devices based on wafer-scale TMDs


Memory device is essential for digital data storage. Two types of memory devices are commonly used. One is volatile memory, which loses the information stored in it when the external power is turned off. Main volatile memories include dynamic random access memory (DRAM) and static random access memory (SRAM). The other type is non-volatile memory, which preserves its stored data during periods when the power is turned off. State-of-the-art non-volatile memories consist of flash memory, resistive RAM (RRAM), ferroelectric RAM (FRAM), phase-change RAM (PCRAM), and magnetoresistive RAM (MRAM). Usually volatile memories have a faster speed than that of non-volatile memories, while non-volatile memories consume less power.

For 2D-TMDs, prototype memory devices have already been demonstrated in the past five years [106–109]. However, so far only RRAM devices are fabricated based on large-scale TMDs. Yang et



**Figure 5** (Color online) (a) Schematic diagram of an inverter (top) and an individual MoS<sub>2</sub> transistor (bottom) in gate-first technology. (b) Output voltage of the MoS<sub>2</sub> logic inverter as a function of the input voltage. (c) Microscope image of the microprocessor containing 115 MoS<sub>2</sub> transistors and measured 0.6 mm<sup>2</sup> in size. (d) Operation timing diagram of the microprocessor [9] ©Copyright 2017 Springer Nature. (e) Optical images of an inverter, NAND, NOR, AND and XOR gates on solution-processable MoS<sub>2</sub> nanosheets. (f) The measured voltage transfer curve and signal gain of the integrated MoS<sub>2</sub> inverter. Logic operation of the (g) NAND, (h) NOR, and (i) XOR gates with a power supply of V<sub>DD</sub> = 5 V. (j) Experimental truth table for the logic half-adder. The logic half-adder is implemented by using an AND gate and an XOR gate [104] ©Copyright 2018 Springer Nature.

al. [106] demonstrated a 2T/2R ternary content-addressable memory (TCAM) with CVD growth of continuous, monolayer MoS<sub>2</sub> transistor. The structure of 2T/2R TMD-TCAM cells (Figure 6(a)) utilize each MoS<sub>2</sub> transistor to drive an RRAM element, thus can use far fewer components than SRAM-based TCAM cells. The circuit diagram of the 2T/2R TCAM cell and the searching scheme are shown in Figure 6(c). To store the data bits in the TMD-TCAM cells, the RRAMs are programmed by using the 1T/1R scheme. The schematic and the equivalent circuit diagram of the 1T/1R structure are illustrated in Figure 6(b) and (d). Then the RRAM is repeatedly set/reset to HRS/LRS by applying positive/negative voltages on TE (V<sub>TE</sub>) for 45 cycles by d.c. voltage sweeps (Figure 6(e)), while grounding the source. The 1-L MoS<sub>2</sub> FET can drive enough current to the 1T/1R RRAM, and it is reliably to control the current compliance




**Figure 6** (Color online) (a) The 3D schematic illustration structure of 2T/2R TMD-TCAM cells, using two MoS<sub>2</sub> FET fabricate two RRAM. (b) The 3D schematic of the 1T/1R structure, which is the component of the 2T/2R TCAM cell. (c) Circuit diagram of the 2T/2R TCAM cell based on two RRAM define match or mismatch states with the stored data bit '1' or '0'. (d) Circuit diagram of the 1T/1R structure. (e) Set and reset measurements of the 1T/1R DRAM for 45 cycles. (f) Distribution of the set and reset voltages [106] ©Copyright 2019 Springer Nature. (g) *I-V* characteristics and the schematic illustration of the MoS<sub>2</sub>-PVP based flexible memory device [107] ©Copyright 2012 John Wiley and Sons. (h) *I-V* characteristics and the schematic illustration of the MoS<sub>2</sub>-ZIF-8 based flexible memory device [108] ©Copyright 2014 American Chemical Society. (i) *I-V* characteristics and the schematic illustration of the MoS<sub>2</sub>-GO based memory device [109] ©Copyright 2012 John Wiley and Sons.

at the RRAM set process. During the d.c. sweeping, the distributions of set and reset voltages exhibit small variations (Figure 6(f)).

Liu et al. [107] demonstrate a flexible resistive memory device based on MoS<sub>2</sub> functionalized with polyvinylpyrrolidone (PVP). The MoS<sub>2</sub>-PVP layer was obtained by direct exfoliation of MoS<sub>2</sub> bulk crystals in PVP solution to form PVP-coated MoS<sub>2</sub> sheets, which was then used as the active layer in a PET/rGO/MoS<sub>2</sub>-PVP/Al configuration. Such devices exhibit a typical non-volatile flash memory behavior (Figure 6(g)), with a switching voltage  $\sim 3.5$  V and ON/OFF current ratio  $\sim 10^2$ . Another proof-of-concept work was reported by the same research group [108], it demonstrated the switching effect of MoS<sub>2</sub>-ZIF-8 on a flexible substrate of poly-ethylene-terephthalate (PET) for memory application. Figure 6(h) shows the current-voltage (*I-V*) characteristics from the device configuration of PET/rGO/MoS<sub>2</sub>@ZIF-8/rGO. Then Yin et al. [109] demonstrated a memory device with the structure of ITO/MoS<sub>2</sub>-GO/Al, by simply spin-coating the mixture of MoS<sub>2</sub> and GO nanosheets to form the active layer. The resultant memory characteristics display a rewritable switching effect with a switching voltage less than 1.5 V and an ON/OFF ratio of  $\sim 10^2$  (Figure 6(i)).

## 5 Optoelectronics based on wafer-scale TMDs

The working mechanism of optoelectronic devices are based on mutual charge-to-photon conversion process. For the past decade, emerging 2D-TMDs have attracted tremendous research attention for the future application in optoelectronics. One primary reason is that most TMD monolayers are direct band



**Figure 7** (Color online) (a) Optical image of visible-light photodetector arrays based on homogeneous MoS<sub>2</sub> film on a 4 inch SiO<sub>2</sub>/Si wafer. (b) Time-resolved photocurrents of the device measured at  $P = 12.5 \text{ mW} \times \text{cm}^{-2}$  under different bias voltages [55] ©Copyright 2016 John Wiley and Sons. (c) Microscope photograph of MoS<sub>2</sub>/WS<sub>2</sub> vertical heterojunction device arrays on the SiO<sub>2</sub>/Si substrate. (d) Schematic diagram of the MoS<sub>2</sub>/WS<sub>2</sub> vertical heterojunction phototransistor. (e) Current-voltage characteristics of the MoS<sub>2</sub>/WS<sub>2</sub> vertical heterojunction phototransistor measured in dark. The inset in (e) shows the band alignment for a WS<sub>2</sub> and MoS<sub>2</sub> vertical heterojunction [115] ©Copyright 2016 American Chemical Society. (f) Schematic illustration of the photodetector based on doped MoS<sub>2</sub>. The inset in (f): transfer curves of photodetectors based on Nb-doped MoS<sub>2</sub> measured with the exposure of the photodetectors to 282 nW light powers at a 550 nm wavelength laser. (g) Photographic image of a homogeneous large-area film of Nb-doped MoS<sub>2</sub> which was transferred onto a 2 inch SiO<sub>2</sub>/Si wafer. (h) Work function distribution across a 5.3 mm × 4.0 mm area divided into 100 regions [116] ©Copyright 2019 American Chemical Society.

gap semiconductors, which usually shows higher efficiency of charge-to-photon conversion, compared with that of an indirect band gap. In the recent years, LEDs, photodiodes, photodetectors and solar cells have been intensively investigated based on mechanical exfoliated TMD sheets [110–112]. For wafer-scale TMD films, the optoelectronic study mainly focused on photodetectors [55, 113–116].

Based on a simple two-step thermal decomposition process to prepare wafer-scale and homogeneous MoS<sub>2</sub> sheets from solution-processed (NH<sub>4</sub>)<sub>2</sub>MoS<sub>4</sub> thin films at a low temperature of 450°C [55], the MoS<sub>2</sub> photodetectors were successfully fabricated, as shown in Figure 7(a). The time-resolved photocurrents of these MoS<sub>2</sub> photodetectors are revealed in Figure 7(b), recorded under visible-light at  $P = 12.5 \text{ mW} \times \text{cm}^{-2}$  for various bias voltages. The response time (the time to reach 90% of the maximum photocurrent after illumination on) and recovery time (the time to reach 10% of the photocurrent after illumination off) of the devices were estimated to be ~13 and 30 s, respectively. In addition, the homogeneous MoS<sub>2</sub> photodetector arrays also exhibited a homogeneous distribution of photocurrent on the whole wafer. Such MoS<sub>2</sub> photodetectors were also fabricated directly on the polyimide substrate, and the photocurrents decreased only 5.6% after 10<sup>5</sup> cycles of 5 mm radius bending.

In another work, Xue et al. [115] developed a two-step CVD synthesis approach to form a well-defined interface between WS<sub>2</sub> and MoS<sub>2</sub> in the vertical dimension. Figure 7(c) is an optical microscopic image of MoS<sub>2</sub>/WS<sub>2</sub> photodetector arrays, spreading out over an area of 25 mm<sup>2</sup>. The schematic of a single MoS<sub>2</sub>/WS<sub>2</sub> photodetector is illustrated in Figure 7(d). These MoS<sub>2</sub>/WS<sub>2</sub> photodetectors show a high photoresponsivity of 2.3 A/W at an excitation wavelength of 450 nm. Figure 7(e) shows a typical *I-V* curve with an obvious rectifying behavior due to the formation of a junction between the vertically stacked MoS<sub>2</sub>/WS<sub>2</sub> heterojunction. The inset of Figure 7(e) schematically shows that electrons can migrate from WS<sub>2</sub> to MoS<sub>2</sub> to form a built-in potential. When a positive bias is applied, the built-in potential is reduced and electrons can easily transport from WS<sub>2</sub> to MoS<sub>2</sub>, which results in the on state. When a negative bias is applied, the barrier height at the interface increases to block the electron transport, resulting in a much smaller reverse current. Such property can also be utilized for a self-driven phototransistor without applying source-drain bias. This approach is also transplantable for fabrication TMD heterojunctions with various combinations. Flexible MoS<sub>2</sub>/WS<sub>2</sub> heterojunction arrays were also demonstrated, and reasonable photodetection performance was observed.


Kim et al. [116] performed a uniform substitutional doping of monolayer MoS<sub>2</sub> film on 2-inch wafers larger than 13 cm<sup>2</sup>. The Nb-doped MoS<sub>2</sub> phototransistors exhibited hole-dominated photocurrent, similar to a p-type semiconductor. The devices also exhibited stable electrical properties in ambient conditions lasting for 30 days. The schematic diagram of the doped MoS<sub>2</sub> under illumination of a focused laser beam is shown in Figure 7(f). Compared with the undoped MoS<sub>2</sub>, the optoelectronic performance of doped MoS<sub>2</sub> devices was much improved. The photoresponsivity, detectivity and response rate were measured as  $5 \times 10^5$  A/W,  $5 \times 10^{12}$  Jones, and 5 ms, respectively. The photo-response time for the rise and decay are 4.9 and 5.7 ms, respectively, slower than 0.63 and 1.63 ms for the undoped MoS<sub>2</sub>. In addition, the doping in the Nb-doped MoS<sub>2</sub> film on the wafer (Figure 7(g)) has a good uniformity confirmed by the work function distribution in Figure 7(h). This surprising result showed the feasibility of practical applications based on functionalized 2D-TMDs.

## 6 Analog and RF applications

In analog applications, FETs have been widely used to mix or amplifier either current or voltage, in which the frequencies of the input signals always fall in the RF range (3 kHz – 300 GHz) or even higher [117]. The research of 2D materials based RF transistors was triggered by graphene. RF transistors perform best in the saturation regime where the conductance of drain can be as low as possible [118]. Unfortunately, the gapless nature of graphene results in no suitable current saturation behavior in graphene-FETs, leading to a major constraint on voltage and power gain [96]. While the mobilities of TMDs are lower than graphene, the appropriate bandgaps in TMDs have resulted in a clear saturation behavior. These properties sponsor TMDs as desirable candidates for next-generation RF applications.

Sanne et al. [119] demonstrated the first CVD-grown MoS<sub>2</sub> device performing at RF (Figure 8(a)). For their monolayer MoS<sub>2</sub> FETs, the short circuit current gain  $|h_{21}|$  as a function of frequency shows an extrinsic  $f_T$  of 2.8 GHz and an intrinsic  $f_T$  of 6.7 GHz (Figure 8(b)). Also, the MoS<sub>2</sub> FETs achieves extrinsic  $f_{max}$  of 3.6 GHz and intrinsic  $f_{max}$  of 5.3 GHz (Figure 8(c)). Furthermore, they demonstrated the implementation of a common-source (CS) amplifier with finished CVD MoS<sub>2</sub> FETs. The frequency of applied signal is 1.4 MHz with 100 mV peak-to-peak voltage, and the output signal is 500 mV, corresponding to a voltage gain  $A_v = 14$  dB. Then, an active frequency mixer is also realized, and all the expected harmonics (2RF+LO, 2LO-RF, ...) are clearly found.

But so far, all the studies had done were on rigid substrate, until one year later in 2016, Chang et al. [120] had finished RF performance for CVD-grown MoS<sub>2</sub> FET on flexible substrate (the inset in Figure 8(d)). For the device on the flexible substrate, intrinsic  $f_T$  is 5.6 GHz and intrinsic  $f_{max}$  is 3.3 GHz. Again, CS amplifier with 15 dB gain (Figure 8(e)) and RF mixer (Figure 8(f)) are achieved. However, the applied frequencies remain 1.4 MHz. As shown in Figure 8(g), a MoS<sub>2</sub> FET-based wireless AM receiver is designed in this work, and performances clear signals at 500 kHz. The MoS<sub>2</sub> FET multiplies the carrier



**Figure 8** (Color online) (a) Optical image of the CVD MoS<sub>2</sub> in the ground-signal-ground structure (GSG). (b) Short circuit current gain  $|h_{21}|$  versus frequency. (c) Maximum frequency of oscillation  $f_{\max}$  versus frequency [119] ©Copyright 2015 American Chemical Society. (d) Electrical characteristics of flexible MoS<sub>2</sub> FETs ( $L_g = 500$  nm) at 300 K. Inset is an optical photograph of CVD MoS<sub>2</sub> FETs on the flexible substrate. (e) Input and output voltage waveforms of CS amplifier with a gain of 15 dB. The CS amplifier is based on MoS<sub>2</sub> flexible TFT ( $f_{\text{RF}} \approx 1.4$  MHz). (f) Output frequency spectrum of MoS<sub>2</sub> FET-based RF mixer ( $f_{\text{RF}} \approx 1.4$  MHz,  $f_{\text{LO}} \approx 1.1$  MHz,  $f_{\text{IF}} \approx 300$  kHz). The inset shows the conversion gain of the mixer is ca.  $-17$  dB. (g) MoS<sub>2</sub> FET-based wireless AM (amplitude modulation) receiver output spectrum. The distance between transmit and receiver antenna is 5 m, and the carrier frequency ( $\omega_C$ ) is 1.5 MHz [120] ©Copyright 2015 John Wiley and Sons. (h) Schematic illustration of bilayer MoS<sub>2</sub> RF transistor. (i) The SEM images of MoS<sub>2</sub> RF transistor with dual-channel structure scale bar is 500 nm. (j) Small-signal current gain  $|h_{21}|$  versus frequency for device with gate length of 90 nm. (k) Unilateral power gain  $U$  versus frequency for device with gate length of 90 nm [121] ©Copyright 2018 Springer Nature.

(1.5 MHz) and signals receive from an antenna, resulting in harmonic signals at the output.

Considering that bilayer MoS<sub>2</sub> films possess higher carrier mobility and higher density of states than monolayer, Gao et al. [121] performed a similar research on bilayer CVD-grown MoS<sub>2</sub> films. The schematic diagram of the bilayer MoS<sub>2</sub> RF transistor is illustrated in Figure 8(h). The SEM image (Figure 8(i)) shows excellent alignment of gate to source and drain. For the MoS<sub>2</sub> devices, the extrinsic cut-off frequency  $f_T$  and maximum oscillation frequency are respectively 7.2 GHz (Figure 8(j)) and 23 GHz (Figure 8(k)). Moreover, they demonstrated frequency mixer both on rigid and flexible substrate, which operated at 1.5 GHz, and it is the first time for CVD-grown MoS<sub>2</sub> based mixer to enter gigahertz regime.

## 7 Conclusion and outlook

Significant advances in 2D-TMDs have led to promising electronic and optoelectronic applications. Although most research progresses still occurred in research laboratories. The research direction has begun to translate from fundamental investigation into rudimentary functional circuits. Exploring synthesis methods to provide wafer-scale, continuous and uniform 2D-TMD film is still the main target in the near future, and integration technologies such engineering of doping, contact and interface of the TMD FETs also require more effort. Various improvements are needed for different circuit-level applications.

High mobility is needed for nearly all device applications; Precise control of doping and  $V_T$  is required for multi-level logic circuits; Achieving large ON/OFF current ratio and ideal subthreshold swing are required for low-power electronics; For optoelectronics, it is more important to enhance light absorption and improve fluorescence and electroluminescence quantum yields. Looking forward, all these still require the guidance from fundamental research to develop a comprehensive understanding of wafer-scale 2D-TMDs, and more collaboration between academic and industrial communities will bridge the gap between fundamental research and engineering applications.

**Acknowledgements** This work was supported by National Key Research and Development Program (Grant No. 2016-YFA0203900), Shanghai Municipal Science and Technology Commission (Grant No. 18JC1410300), and National Natural Science Foundation of China (Grant No. 61874154).

## References

- 1 Liu Y, Weiss N O, Duan X, et al. Van der Waals heterostructures and devices. *Nat Rev Mater*, 2016, 1: 16042
- 2 Chhowalla M, Liu Z F, Zhang H. Two-dimensional transition metal dichalcogenide (TMD) nanosheets. *Chem Soc Rev*, 2015, 44: 2584–2586
- 3 Wang F K, Zhang Y, Gao Y, et al. 2D metal chalcogenides for IR photodetection. *Small*, 2019, 15: 1901347
- 4 Cai Z Y, Liu B, Zou X L, et al. Chemical vapor deposition growth and applications of two-dimensional materials and their heterostructures. *Chem Rev*, 2018, 118: 6091–6133
- 5 Xie C, Mak C, Tao X M, et al. Photodetectors based on two-dimensional layered materials beyond graphene. *Adv Funct Mater*, 2017, 27: 1603886
- 6 Radisavljevic B, Radenovic A, Brivio J, et al. Single-layer MoS<sub>2</sub> transistors. *Nat Nanotechnol*, 2011, 6: 147–150
- 7 Butler S Z, Hollen S M, Cao L Y, et al. Progress, challenges, and opportunities in two-dimensional materials beyond graphene. *ACS Nano*, 2013, 7: 2898–2926
- 8 Yu L L, El-Damak D, Radhakrishna U, et al. Design, modeling, and fabrication of chemical vapor deposition grown MoS<sub>2</sub> circuits with E-mode FETs for large-area electronics. *Nano Lett*, 2016, 16: 6349–6356
- 9 Wachter S, Polyushkin D K, Bethge O, et al. A microprocessor based on a two-dimensional semiconductor. *Nat Commun*, 2017, 8: 14948
- 10 Liu C S, Yan X, Song X F, et al. A semi-floating gate memory based on van der Waals heterostructures for quasi-non-volatile applications. *Nat Nanotechnol*, 2018, 13: 404–410
- 11 Liu C S, Chen H W, Hou X, et al. Small footprint transistor architecture for photoswitching logic and in situ memory. *Nat Nanotechnol*, 2019, 14: 662–667
- 12 Lan Y W, Chen P C, Lin Y Y, et al. Scalable fabrication of a complementary logic inverter based on MoS<sub>2</sub> fin-shaped field effect transistors. *Nanoscale Horiz*, 2019, 4: 683–688
- 13 Chhowalla M, Shin H S, Eda G, et al. The chemistry of two-dimensional layered transition metal dichalcogenide nanosheets. *Nat Chem*, 2013, 5: 263–275
- 14 Shivayogimath A, Thomsen J D, Mackenzie D M A, et al. A universal approach for the synthesis of two-dimensional binary compounds. *Nat Commun*, 2019, 10: 2957
- 15 Wang Y L, Li L F, Yao W, et al. Monolayer PtSe<sub>2</sub>, a new semiconducting transition-metal-dichalcogenide, epitaxially grown by direct selenization of Pt. *Nano Lett*, 2015, 15: 4013–4018
- 16 He Q Y, Li P J, Wu Z H, et al. Molecular beam epitaxy scalable growth of wafer-scale continuous semiconducting monolayer MoTe<sub>2</sub> on inert amorphous dielectrics. *Adv Mater*, 2019, 349: 1901578
- 17 Ciarrocchi A, Avsar A, Ovchinnikov D, et al. Thickness-modulated metal-to-semiconductor transformation in a transition metal dichalcogenide. *Nat Commun*, 2018, 9: 919
- 18 Baugher B W H, Churchill H O H, Yang Y, et al. Intrinsic electronic transport properties of high-quality monolayer and bilayer MoS<sub>2</sub>. *Nano Lett*, 2013, 13: 4212–4216
- 19 Li H, Wu J, Yin Z Y, et al. Preparation and applications of mechanically exfoliated single-layer and multilayer MoS<sub>2</sub> and WSe<sub>2</sub> nanosheets. *Acc Chem Res*, 2014, 47: 1067–1075
- 20 Mak K F, Lee C, Hone J, et al. Atomically thin MoS<sub>2</sub>: a new direct-gap semiconductor. *Phys Rev Lett*, 2010, 105: 136805
- 21 Zhang Y, Ye J, Matsushashi Y, et al. Ambipolar MoS<sub>2</sub> thin flake transistors. *Nano Lett*, 2012, 12: 1136–1140
- 22 Martin S J, Walker A B, Campbell A J, et al. Electrical transport characteristics of single-layer organic devices from theory and experiment. *J Appl Phys*, 2005, 98: 063709
- 23 Qian X F, Liu J W, Fu L, et al. Quantum spin Hall effect in two-dimensional transition metal dichalcogenides. *Science*, 2014, 346: 1344–1347
- 24 Li D, Chen M Y, Sun Z Z, et al. Two-dimensional non-volatile programmable p-n junctions. *Nat Nanotechnol*, 2017, 12: 901–906
- 25 Gao Y, Liu Z B, Sun D M, et al. Large-area synthesis of high-quality and uniform monolayer WS<sub>2</sub> on reusable Au foils. *Nat Commun*, 2015, 6: 8569
- 26 Lee Y H, Zhang X Q, Zhang W, et al. Synthesis of large-area MoS<sub>2</sub> atomic layers with chemical vapor deposition. *Adv Mater*, 2012, 24: 2320–2325



- 27 Xu H, Zhang H M, Guo Z X, et al. High-performance wafer-scale MoS<sub>2</sub> transistors toward practical application. *Small*, 2018, 14: 1803465
- 28 Xu H, Zhang H M, Liu Y W, et al. Controlled doping of wafer-scale PtSe<sub>2</sub> films for device application. *Adv Funct Mater*, 2019, 29: 1805614
- 29 Fu D Y, Zhao X X, Zhang Y Y, et al. Molecular beam epitaxy of highly crystalline monolayer molybdenum disulfide on hexagonal boron nitride. *J Am Chem Soc*, 2017, 139: 9392–9400
- 30 Poh S M, Zhao X, Tan S J R, et al. Molecular beam epitaxy of highly crystalline MoSe<sub>2</sub> on hexagonal boron nitride. *ACS Nano*, 2018, 12: 7562–7570
- 31 Nakano M, Wang Y, Kashiwabara Y, et al. Layer-by-layer epitaxial growth of scalable WSe<sub>2</sub> on sapphire by molecular beam epitaxy. *Nano Lett*, 2017, 17: 5595–5599
- 32 Kang K, Xie S E, Huang L J, et al. High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. *Nature*, 2015, 520: 656–660
- 33 Zhang X T, Choudhury T H, Chubarov M, et al. Diffusion-controlled epitaxy of large area coalesced WSe<sub>2</sub> Monolayers on sapphire. *Nano Lett*, 2018, 18: 1049–1056
- 34 Song J G, Park J, Lee W, et al. Layer-controlled, wafer-scale, and conformal synthesis of tungsten disulfide nanosheets using atomic layer deposition. *ACS Nano*, 2013, 7: 11333–11340
- 35 Shi M L, Chen L, Zhang T B, et al. Top-down integration of molybdenum disulfide transistors with wafer-scale uniformity and layer controllability. *Small*, 2017, 13: 1603157
- 36 Yang P F, Zou X L, Zhang Z P, et al. Batch production of 6-inch uniform monolayer molybdenum disulfide catalyzed by sodium in glass. *Nat Commun*, 2018, 9: 979
- 37 Mak K F, Shan J. Photonics and optoelectronics of 2D semiconductor transition metal dichalcogenides. *Nat Photon*, 2016, 10: 216–226
- 38 Gong C H, Hu K, Wang X P, et al. 2D nanomaterial arrays for electronics and optoelectronics. *Adv Funct Mater*, 2018, 28: 1706559
- 39 Xia F N, Wang H, Xiao D, et al. Two-dimensional material nanophotonics. *Nat Photon*, 2014, 8: 899–907
- 40 Huo N J, Konstantatos G. Recent progress and future prospects of 2D-based photodetectors. *Adv Mater*, 2018, 30: 1801164
- 41 Lei S, Wen F, Li B, et al. Optoelectronic memory using two-dimensional materials. *Nano Lett*, 2015, 15: 259–265
- 42 Kshirsagar C U, Xu W C, Su Y, et al. Dynamic memory cells using MoS<sub>2</sub> field-effect transistors demonstrating femtoampere leakage currents. *ACS Nano*, 2016, 10: 8457–8464
- 43 Zhang E, Wang W Y, Zhang C, et al. Tunable charge-trap memory based on few-layer MoS<sub>2</sub>. *ACS Nano*, 2015, 9: 612–619
- 44 Wang X D, Liu C S, Chen Y, et al. Ferroelectric FET for nonvolatile memory application with two-dimensional MoSe<sub>2</sub> channels. *2D Mater*, 2017, 4: 025036
- 45 Wang H, Yu L L, Lee Y H, et al. Integrated circuits based on bilayer MoS<sub>2</sub> transistors. *Nano Lett*, 2012, 12: 4674–4680
- 46 Lee Y, Park S, Kim H, et al. Characterization of the structural defects in CVD-grown monolayered MoS<sub>2</sub> using near-field photoluminescence imaging. *Nanoscale*, 2015, 7: 11909–11914
- 47 van der Zande A M, Huang P Y, Chenet D A, et al. Grains and grain boundaries in highly crystalline monolayer molybdenum disulphide. *Nat Mater*, 2013, 12: 554–561
- 48 Yu H, Liao M Z, Zhao W J, et al. Wafer-scale growth and transfer of highly-oriented monolayer MoS<sub>2</sub> continuous films. *ACS Nano*, 2017, 11: 12001–12007
- 49 Karvonen L, Säynätjoki A, Huttunen M J, et al. Rapid visualization of grain boundaries in monolayer MoS<sub>2</sub> by multiphoton microscopy. *Nat Commun*, 2017, 8: 15714
- 50 Najmaei S, Liu Z, Zhou W, et al. Vapour phase growth and grain boundary structure of molybdenum disulphide atomic layers. *Nat Mater*, 2013, 12: 754–759
- 51 Liu Z, Amani M, Najmaei S, et al. Strain and structure heterogeneity in MoS<sub>2</sub> atomic layers grown by chemical vapour deposition. *Nat Commun*, 2014, 5: 5246
- 52 Fei L F, Lei S J, Zhang W B, et al. Direct TEM observations of growth mechanisms of two-dimensional MoS<sub>2</sub> flakes. *Nat Commun*, 2016, 7: 12206
- 53 Smithe K K H, Suryavanshi S, Rojo M M, et al. Low variability in synthetic monolayer MoS<sub>2</sub> devices. *ACS Nano*, 2017, 11: 8456–8463
- 54 Ling X, Lee Y H, Lin Y X, et al. Role of the seeding promoter in MoS<sub>2</sub> growth by chemical vapor deposition. *Nano Lett*, 2014, 14: 464–472
- 55 Lim Y R, Song W, Han J K, et al. Wafer-scale, homogeneous MoS<sub>2</sub> layers on plastic substrates for flexible visible-light photodetectors. *Adv Mater*, 2016, 28: 5025–5030
- 56 Huang J K, Pu J, Hsu C L, et al. Large-area synthesis of highly crystalline WSe<sub>2</sub> monolayers and device applications. *ACS Nano*, 2014, 8: 923–930
- 57 Bao W Z, Cai X H, Kim D H, et al. High mobility ambipolar MoS<sub>2</sub> field-effect transistors: substrate and dielectric effects. *Appl Phys Lett*, 2013, 102: 042104
- 58 Kobayashi Y, Sasaki S, Mori S, et al. Growth and optical properties of high-quality monolayer WS<sub>2</sub> on graphite. *ACS Nano*, 2015, 9: 4056–4063
- 59 Tarasov A, Campbell P M, Tsai M Y, et al. Highly uniform trilayer molybdenum disulfide for wafer-scale device fabrication. *Adv Funct Mater*, 2014, 24: 6389–6400

- 60 Lin Y C, Zhang W J, Huang J K, et al. Wafer-scale MoS<sub>2</sub> thin layers prepared by MoO<sub>3</sub> sulfurization. *Nanoscale*, 2012, 4: 6637–6641
- 61 Zhang Q, Wang X F, Shen S H, et al. Simultaneous synthesis and integration of two-dimensional electronic components. *Nat Electron*, 2019, 2: 164–170
- 62 Song X F, Zan W, Xu H, et al. A novel synthesis method for large-area MoS<sub>2</sub> film with improved electrical contact. *2D Mater*, 2017, 4: 025051
- 63 Luisier M, Lundstrom M, Antoniadis D A, et al. Ultimate device scaling: intrinsic performance comparisons of carbon-based, InGaAs, and Si field-effect transistors for 5 nm gate length. In: *Proceedings of International Electron Devices Meeting*, 2011
- 64 Low T, Li M F, Samudra G, et al. Modeling study of the impact of surface roughness on silicon and germanium UTB MOSFETs. *IEEE Trans Electron Device*, 2005, 52: 2430–2439
- 65 Yu X, Kang J, Takenaka M, et al. Evaluation of mobility degradation factors and performance improvement of ultrathin-body germanium-on-insulator MOSFETs by GOI thinning using plasma oxidation. *IEEE Trans Electron Device*, 2017, 64: 1418–1425
- 66 Jin S, Fischetti M V, Tang T W. Modeling of surface-roughness scattering in ultrathin-body SOI MOSFETs. *IEEE Trans Electron Device*, 2007, 54: 2191–2203
- 67 Fiori G, Bonaccorso F, Iannaccone G, et al. Electronics based on two-dimensional materials. *Nat Nanotechnol*, 2014, 9: 768–779
- 68 Thiele S, Kinberger W, Granzner R, et al. The prospects of transition metal dichalcogenides for ultimately scaled CMOS. *Solid-State Electron*, 2018, 143: 2–9
- 69 Cao W, Jiang J K, Xie X J, et al. 2-D layered materials for next-generation electronics: opportunities and challenges. *IEEE Trans Electron Device*, 2018, 65: 4109–4121
- 70 Song X F, Guo Z X, Zhang Q C, et al. Progress of large-scale synthesis and electronic device application of two-dimensional transition metal dichalcogenides. *Small*, 2017, 13: 1700098
- 71 Lemme M C, Li L J, Palacios T, et al. Two-dimensional materials for electronic applications. *MRS Bull*, 2014, 39: 711–718
- 72 Kwon H, Jeon P J, Kim J S, et al. Large scale MoS<sub>2</sub> nanosheet logic circuits integrated by photolithography on glass. *2D Mater*, 2016, 3: 044001
- 73 Yu L, Zubair A, Santos E J G, et al. High-performance WSe<sub>2</sub> complementary metal oxide semiconductor technology and integrated circuits. *Nano Lett*, 2015, 15: 4928–4934
- 74 Sachid A B, Tosun M, Desai S B, et al. Monolithic 3D CMOS using layered semiconductors. *Adv Mater*, 2016, 28: 2547–2554
- 75 Liu Y D, Ang K W. Monolithically integrated flexible black phosphorus complementary inverter circuits. *ACS Nano*, 2017, 11: 7416–7423
- 76 Desai S B, Madhupathy S R, Sachid A B, et al. MoS<sub>2</sub> transistors with 1-nanometer gate lengths. *Science*, 2016, 354: 99–102
- 77 Allain A, Kang J, Banerjee K, et al. Electrical contacts to two-dimensional semiconductors. *Nat Mater*, 2015, 14: 1195–1205
- 78 Das S, Chen H Y, Penumatcha A V, et al. High performance multilayer MoS<sub>2</sub> transistors with scandium contacts. *Nano Lett*, 2013, 13: 100–105
- 79 Yu L L, Lee Y H, Ling X, et al. Graphene/MoS<sub>2</sub> hybrid technology for large-scale two-dimensional electronics. *Nano Lett*, 2014, 14: 3055–3063
- 80 Koppera R, Voiry D, Yalcin S E, et al. Metallic 1T phase source/drain electrodes for field effect transistors from chemical vapor deposited MoS<sub>2</sub>. *APL Mater*, 2014, 2: 092516
- 81 Lee S, Tang A, Aloni S, et al. Statistical study on the Schottky barrier reduction of tunneling contacts to CVD synthesized MoS<sub>2</sub>. *Nano Lett*, 2016, 16: 276–281
- 82 Hu Z H, Wu Z T, Han C, et al. Two-dimensional transition metal dichalcogenides: interface and defect engineering. *Chem Soc Rev*, 2018, 47: 3100–3128
- 83 Kim H G, Lee H B R. Atomic layer deposition on 2D materials. *Chem Mater*, 2017, 29: 3809–3826
- 84 McDonnell S, Brennan B, Azcatl A, et al. HfO<sub>2</sub> on MoS<sub>2</sub> by atomic layer deposition: adsorption mechanisms and thickness scalability. *ACS Nano*, 2013, 7: 10354–10361
- 85 Zou X M, Wang J L, Chiu C H, et al. Interface engineering for high-performance top-gated MoS<sub>2</sub> field-effect transistors. *Adv Mater*, 2014, 26: 6255–6261
- 86 Yang W, Sun Q Q, Geng Y, et al. The integration of sub-10 nm gate oxide on MoS<sub>2</sub> with ultra low leakage and enhanced mobility. *Sci Rep*, 2015, 5: 11921
- 87 Azcatl A, McDonnell S, Kc S, et al. MoS<sub>2</sub> functionalization for ultra-thin atomic layer deposited dielectrics. *Appl Phys Lett*, 2014, 104: 111601
- 88 Pu J, Yomogida Y, Liu K K, et al. Highly flexible MoS<sub>2</sub> thin-film transistors with ion gel dielectrics. *Nano Lett*, 2012, 12: 4013–4017
- 89 Pu J, Funahashi K, Chen C H, et al. Highly flexible and high-performance complementary inverters of large-area transition metal dichalcogenide monolayers. *Adv Mater*, 2016, 28: 4111–4119
- 90 Dathbun A, Kim Y, Kim S, et al. Large-area CVD-grown sub-2 V ReS<sub>2</sub> transistors and logic gates. *Nano Lett*, 2017, 17: 2999–3005
- 91 Zan W, Zhang Q C, Xu H, et al. Large capacitance and fast polarization response of thin electrolyte dielectrics by

- spin coating for two-dimensional MoS<sub>2</sub> devices. *Nano Res*, 2018, 11: 3739–3745
- 92 Li S L, Tsukagoshi K, Orgiu E, et al. Charge transport and mobility engineering in two-dimensional transition metal chalcogenide semiconductors. *Chem Soc Rev*, 2016, 45: 118–151
- 93 Gong C, Colombo L, Wallace R M, et al. The unusual mechanism of partial fermi level pinning at metal-MoS<sub>2</sub> interfaces. *Nano Lett*, 2014, 14: 1714–1720
- 94 Kang J H, Liu W, Sarkar D, et al. Computational study of metal contacts to monolayer transition-metal dichalcogenide semiconductors. *Phys Rev X*, 2014, 4: 031005
- 95 Ma N, Jena D. Charge scattering and mobility in atomically thin semiconductors. *Phys Rev X*, 2014, 4: 011043
- 96 Schwierz F. Graphene transistors: status, prospects, and problems. *Proc IEEE*, 2013, 101: 1567–1584
- 97 Amani M, Burke R A, Proie R M, et al. Flexible integrated circuits and multifunctional electronics based on single atomic layers of MoS<sub>2</sub> and graphene. *Nanotechnology*, 2015, 26: 115202
- 98 Zhang T B, Liu H, Wang Y, et al. Fast-response inverter arrays built on wafer-scale MoS<sub>2</sub> by atomic layer deposition. *Phys Status Solidi RRL*, 2019, 13: 1900018
- 99 Zhang S M, Xu H, Liao F Y, et al. Wafer-scale transferred multilayer MoS<sub>2</sub> for high performance field effect transistors. *Nanotechnology*, 2019, 30: 174002
- 100 Das T, Chen X, Jang H, et al. Highly flexible hybrid CMOS inverter based on Si nanomembrane and molybdenum disulfide. *Small*, 2016, 12: 5720–5727
- 101 Chiu M H, Tang H L, Tseng C C, et al. Metal-guided selective growth of 2D materials: demonstration of a bottom-up CMOS inverter. *Adv Mater*, 2019, 31: 1900861
- 102 Liu W, Kang J H, Sarkar D, et al. Role of metal contacts in designing high-performance monolayer n-type WSe<sub>2</sub> field effect transistors. *Nano Lett*, 2013, 13: 1983–1990
- 103 Tosun M, Chuang S, Fang H, et al. High-gain inverters based on WSe<sub>2</sub> complementary field-effect transistors. *ACS Nano*, 2014, 8: 4948–4953
- 104 Lin Z Y, Liu Y, Halim U, et al. Solution-processable 2D semiconductors for high-performance large-area electronics. *Nature*, 2018, 562: 254–258
- 105 Yu L, El-Damak D, Ha S, et al. Enhancement-mode single-layer CVD MoS<sub>2</sub> FET technology for digital electronics. In: *Proceedings of IEEE International Electron Devices Meeting (IEDM)*, 2015
- 106 Yang R, Li H, Smithe K K H, et al. Ternary content-addressable memory with MoS<sub>2</sub> transistors for massively parallel data search. *Nat Electron*, 2019, 2: 108–114
- 107 Liu J Q, Zeng Z Y, Cao X H, et al. Preparation of MoS<sub>2</sub>-polyvinylpyrrolidone nanocomposites for flexible nonvolatile rewritable memory devices with reduced graphene oxide electrodes. *Small*, 2012, 8: 3517–3522
- 108 Huang X, Zheng B, Liu Z D, et al. Coating two-dimensional nanomaterials with metal-organic frameworks. *ACS Nano*, 2014, 8: 8695–8701
- 109 Yin Z Y, Zeng Z Y, Liu J Q, et al. Memory devices using a mixture of MoS<sub>2</sub> and graphene oxide as the active layer. *Small*, 2013, 9: 727–731
- 110 Lopez-Sanchez O, Lembke D, Kayci M, et al. Ultrasensitive photodetectors based on monolayer MoS<sub>2</sub>. *Nat Nanotechnol*, 2013, 8: 497–501
- 111 Huo N, Konstantatos G. Ultrasensitive all-2D MoS<sub>2</sub> phototransistors enabled by an out-of-plane MoS<sub>2</sub> PN homojunction. *Nat Commun*, 2017, 8: 572
- 112 Wang Q H, Kalantar-Zadeh K, Kis A, et al. Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat Nanotechnol*, 2012, 7: 699–712
- 113 Chang Y H, Zhang W, Zhu Y, et al. Monolayer MoSe<sub>2</sub> grown by chemical vapor deposition for fast photodetection. *ACS Nano*, 2014, 8: 8582–8590
- 114 Zhou Y H, An H N, Gao C, et al. UV-Vis-NIR photodetector based on monolayer MoS<sub>2</sub>. *Mater Lett*, 2019, 237: 298–302
- 115 Xue Y Z, Zhang Y P, Liu Y, et al. Scalable production of a few-layer MoS<sub>2</sub>/WS<sub>2</sub> vertical heterojunction array and its application for photodetectors. *ACS Nano*, 2016, 10: 573–580
- 116 Kim Y, Bark H, Kang B, et al. Wafer-scale substitutional doping of monolayer MoS<sub>2</sub> films for high-performance optoelectronic devices. *ACS Appl Mater Interfaces*, 2019, 11: 12613–12621
- 117 Agarwal A, Lang J. *Foundations of Analog and Digital Electronic Circuits*. Amsterdam: Elsevier, 2005
- 118 Cheng R, Bai J W, Liao L, et al. High-frequency self-aligned graphene transistors with transferred gate stacks. *Proc Natl Acad Sci USA*, 2012, 109: 11588–11592
- 119 Sanne A, Ghosh R, Rai A, et al. Radio frequency transistors and circuits based on CVD MoS<sub>2</sub>. *Nano Lett*, 2015, 15: 5039–5045
- 120 Chang H Y, Yogeesh M N, Ghosh R, et al. Large-area monolayer MoS<sub>2</sub> for flexible low-power RF nanoelectronics in the GHz regime. *Adv Mater*, 2016, 28: 1818–1823
- 121 Gao Q G, Zhang Z F, Xu X L, et al. Scalable high performance radio frequency electronics based on large domain bilayer MoS<sub>2</sub>. *Nat Commun*, 2018, 9: 4778